

HT47C06L R-F Type Low Voltage 8-Bit Mask MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- <u>Application Note</u>

Features

- Operating voltage: 1.2V~2.2V
- Eight bidirectional I/O lines
- On-chip 32kHz~128kHz RC oscillator (External R)
- RC type A/D converter
- Watchdog timer
- 1K×16 program memory ROM
- 32×8 data memory RAM
- One time base (TB)
- One buzzer output (BZ, \overline{BZ})
- One EL carrier output
- One externally adjustable low voltage detector

General Description


The HT47C06L is an 8-bit, high performance RISC architecture microcontroller device specifically designed for applications that interface directly to analog signals, such as those from sensors. Its single cycle instruction and two-stage pipeline architecture make it suitable for high speed applications.

- One LCD driver with 13×3 or 14×2 segments
- HALT function and wake-up feature reduce power consumption
- Two-level subroutine nesting
- Bit manipulation instruction
- 16-bit table read instruction
- Up to 31µs instruction cycle with 128kHz system clock
- 63 powerful instructions
- · All instructions in one or two machine cycles
- 44-pin QFP package


The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, RC type A/D converter, LCD driver, HALT and wake-up functions, enhance the versatility of these device to suit a wide range of Resistor to Frequency application possibilities such as sensor signal processing, remote metering, and particularly suitable for use as clinical thermometer MCU device.



Block Diagram



Pin Assignment





Pad Description

Pad Name	I/O	Function
RES	Ι	Schmitt trigger reset input. Active low
PA0/ <u>BZ</u> PA1/BZ	I/O I/O	Bidirectional 2-bit input/output port. Each bit can be a wake-up input. The PA0 and PA1 are pin-shared with the BZ and $\overline{\text{BZ}}$, respectively. Once the PA0 and PA1 are selected as buzzer driving outputs, the output signals come from an internal buzzer clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (mask option).
PA2/EL	I/O	Bidirectional 1-bit input/output port. This bit can be a wake-up input. The PA2 is pin-shared with the EL carrier output. Once the PA2 is selected as EL carrier output, the output signal comes from an internal EL carrier clock generator. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (mask option).
PA3~PA7	I/O	Bidirectional 5-bit input/output port. Each bit can be a wake-up input. Software instructions determine the CMOS output or Schmitt trigger input with pull-high re- sistor (mask option).
VSS		Negative power supply, ground
VCC, C1, C2	_	Voltage doubler, VCC=2×VDD VCC: LCD power supply voltage, connect a capacitor between VCC and VSS. C1, C2: Switching pins for VCC, connect a capacitor between C1 and C2.
COM0~COM1, COM2/SEG13	0	The 1/3 LCD duty cycle configuration option will determine whether pin COM2/SEG13 is configured as a SEG13 segment driver or as a common COM2 output driver for the LCD panel. COM0~COM1 are the LCD common outputs.
SEG0~SEG12	0	LCD driver outputs for LCD panel segments.
VDD	_	Positive power supply
LVD	_	Low voltage detector. Connect a resistor between VSS and LVD.
RCIN	Ι	RC type A/D converter input pin for RC oscillation.
RREF	0	RC type A/D converter output pin for reference resistor oscillation.
RSEN	0	RC type A/D converter output pin for sensor resistor oscillation.
OSC1 OSC2	_	System oscillator pin, connect a resistor between OSC1 and OSC2.
TRIM1~TRIM2	Ι	TEST mode input pin. Let open in normal mode.

Absolute Maximum Ratings

Supply VoltageV_{SS}=0.3V to V_{SS}+2.5V	S
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	0
I _{OL} Total150mA	Ι _Ο
Total Power Dissipation	

Storage Temperature	–50°C to 125°C
Operating Temperature	–40°C to 85°C
I _{OH} Total	–100mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Cumb - I	Daramatar		Test Conditions	Min.	Turn	Max	11	
Symbol	Parameter	V _{DD}	V _{DD} Conditions		Тур.	Max.	Unit	
V _{DD}	Operating Voltage	_		1.2	1.5	2.2	V	
V _{CC}	LCD Voltage	_	VCC=2×VDD	2.4	3	4.4	V	
V _{LVD}	Low Voltage Detector Voltage	_	*R _{LVD} =30kΩ	1.25	1.3	1.35	V	
			No load, f _{SYS} =32kHz, A/D Off, LVD disabled		10	20	μA	
I	Operating Current	1 51/	No load, f _{SYS} =32kHz, A/D On, LVD disabled, *R=30kΩ, *C=2200pF	_	30	60	μA	
I _{DD}	Operating Current	1.5V	No load, f _{SYS} =128kHz, A/D Off, LVD disabled		15	30	μA	
			No load, f_{SYS} =128kHz, A/D On, LVD disabled, *R=30kΩ, *C=2200pF	_	35	70	μΑ	
I _{LVD}	LVD Current	1.5V	LVD enabled	_	50	100	μA	
I _{STB1}	Standby Current (LVD Disabled, LCD Off)	1.5V	No load, system HALT A/D Off, LVD Off			1	μA	
	Standby Current	1.5V	No load, f _{SYS} =32kHz, A/D Off, LVD disabled	_	5	10	μA	
I _{STB2}	(LCD On)		No load, f _{SYS} =128kHz, A/D Off, LVD disabled	_	8	16	μA	
V _{IL1}	Input Low Voltage for I/O Ports	_		0		$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports			$0.8V_{DD}$		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)			0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	_		$0.9V_{DD}$		V _{DD}	V	
I _{OL1}	I/O Port Sink Current (PA0/BZ, PA1/BZ, PA2/EL, PA3~PA7)	1.5V	V _{OL} =0.15V	0.5	0.8	_	mA	
I _{OH1}	I/O Port Source Current (PA0/BZ, PA1/BZ, PA2/EL, PA3~PA7)	1.5V	V _{OH} =1.35V	-0.3	-0.6	_	mA	
I _{OL2}	I/O Port Sink Current (RREF, RSEN)	1.5V	V _{RREF, RSEN} =0.15V	4	7	_	mA	
I _{OH2}	I/O Port Source Current (RREF, RSEN)	1.5V	V _{RREF, RSEN} =1.35V	-3	-5		mA	
I _{OL3}	Common Output Sink Current	1.5V	V _{OL} =0.3V (1/2 bias)	50	100	_	μA	
I _{OH3}	Common Output Source Current	1.5V	V _{OH} =2.7V(1/2 bias)	-50	-100	_	μA	
I _{OL4}	Segment Output Sink Current	1.5V	V _{OL} =0.3V (1/2 bias)	50	100	—	μA	
I _{OH4}	Segment Output Source Current	1.5V	V _{OH} =2.7V(1/2 bias)	-50	-100	_	μA	
R _{PH}	Pull-high Resistance	1.5V	V _{IL} =0V	75	150	300	kΩ	

Note: *R stands for the RC type A/D converter resistance

*C stands for the RC type A/D converter capacitance

 $^{\ast}\text{R}_{\text{LVD}}$ value may be different for different lots



Ta=25°C

A.C. Characteristics

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter		Conditions	wiin.	Тур.	wax.	Unit
f _{SYS}	System Clock	1.5V	External R	25	_	154	kHz
t _{RES}	External Reset Low Pulse Width	1.5V		100	_	_	μs
f _{AD}	A/D Converter Frequency	1.5V				50	kHz

Functional Description

Execution Flow


The HT47C06L system clock is derived from a built-in RC oscillator with external resistor. The system clock is internally divided into four non-overlapping clocks (T1, T2, T3 and T4). One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. This pipelining scheme ensures that instructions are effectively executed in one cycle. Exceptions to this are instructions that change the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

Program Counter – PC

The 10-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.



Execution Flow

Mode	Program Counter										
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
Initial Reset	0	0	0	0	0	0	0	0	0	0	
Timer/event Counter Interrupt	0	0	0	0	0	0	0	1	0	0	
Time Base Interrupt	0	0	0	0	0	0	1	0	0	0	
Skip	Program Counter + 2										
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0	
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0	
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0	

Program Counter

Note: *9~*0: Program counter bits

#9~#0: Instruction code bits

S9~S0: Stack register bits

@7~@0: PCL bits

Rev. 1.00

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, etc., the microcontroller manages program control by loading the address corresponding to each instruction.

For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the current instruction execution, is discarded and a dummy cycle replaces it while the proper instruction is obtained. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is available for program control and is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory is used to store the program instructions, which are to be executed. It also contains data, table information and interrupt entries, and is organized into 1024×16 bits, addressed by the program counter and table pointer registers.

Certain locations within the program memory are reserved for special usage:

Location 000H

This area is reserved for use by the chip reset for program initialization. After a chip reset is initiated, the program will jump to this location and begin execution.


Location 004H

This area is reserved for the timer/event counter interrupt service program. If timer interrupt results from a timer/event counter A or B overflow, and if the interrupt is enabled and the stack is not full, the program will jump to this location and begin execution.

Location 008H

This area is reserved for the time base interrupt service program. If a time base interrupt occurs, and if the interrupt is enabled and the stack is not full, the program will jump to this location and begin execution. Table location

Any location within the program memory can be used as a look-up table where programmers can store fixed data. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH(08H). Only the destination of the lower-order byte in the table is well-defined, the higher-order byte of the table word are transferred to the TBLH. The table higher-order byte (TBLH) is a read only register. The table pointer (TBLP) is a read/write register(07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (interrupt service routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.



Program Memory

Instruction(s)					Table L	ocation				
Instruction(s)	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

@7~@0: Bits of table pointer

Note: *9~*0: Bits of table location

P9~P8: Bits of current program counter

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into two levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the stack pointer will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent two return addresses is stored).


Data Memory – RAM

The data memory has a capacity of 52×8 bits and is divided into two functional groups: special function registers and general-purpose data memory (32×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing register 0 (00H), the memory pointer register 0 (MP0; 01H), the indirect addressing register 1 (02H), the memory pointer register 1 (MP1;03H), the bank pointer (BP;04H), the accumulator (ACC;05H), the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the time base control register (TBC;09H), the status register (STATUS;0AH), the interrupt control register 0 (INTC;0BH), the I/O registers (PA;12H), I/O port control register (PAC;13H), the timer/event counter A higher-order byte register (TMRAH; 20H), the timer/event counter A lower-order byte register (TMRAL; 21H), the timer/event counter control register (TMRC; 22H), the timer/event counter B higher-order byte register (TMRBH; 23H), the timer/event counter B lower-order byte register (TMRBL; 24H), the RC oscillator type A/D converter control register (ADCR; 25H).

The remaining space before the 60H are reserved for future expanded usage and reading these location will return the result 00H. The general-purpose data memory, addressed from 60H to 7FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instruction, respectively. They are also indirectly accessible through memory pointer registers (MP0;01H, MP1;03H).



RAM Mapping (Bank 0)

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation to [00H] and [02H] access data memory pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return a result of 00H. Writing indirectly results in no operation.



The function of data movement between two indirect addressing registers are not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

MP0 only can be applied to data memory, while MP1 can be applied to the data memory and the LCD display memory.

Accumulator

The accumulator is closely related with operations carried out by the ALU. It is mapped to location 05H of the data memory and is the place where all immediate results from the ALU are stored. Data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but can also change the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by the watchdog timer overflow, system power-up, clearing the watchdog timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupts

The HT47C06L provides an internal timer/event counter interrupt and an internal time base interrupt. The interrupt control register (INTC;0BH) contains the interrupt control bits to set the enable/disable and interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked by clearing the EMI bit. This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval, but only the interrupt request flag is recorded. If another interrupt requires servicing while the program is in the interrupt service routine, the programmer should set the EMI bit and the corresponding bit of the INTC to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the stack pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified locations in the pro-

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	ov	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the high- est-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the CLR WDT instruction. PDF is set by executing the HALT instruction.
5	то	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

STATUS (0AH) Register



Bit No.	Label	Function
0	EMI	Controls the master or global interrupt (1=enabled; 0=disabled)
1	ETI	Controls the timer/event counter interrupt (1=enabled; 0=disabled)
2	ETBI	Controls the time base interrupt (1=enabled; 0=disabled)
3	_	Unused bit, read as "0"
4	TF	Timer/event counter interrupt request flag (1=active; 0=inactive)
5	TBF	Time base interrupt request flag (1=active; 0=inactive)
6~7		Unused bit, read as "0"

INTC (0BH) Register

gram memory. Only the program counter is pushed onto the stack. If the contents of the register and status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents must be saved first.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 4 of INTC), caused by a timer A or timer B overflow. When the interrupt is enabled, and the stack is not full and the TF bit is set, a subroutine call to location 04H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC), caused by a regular time base signal. When the interrupt is enabled, and the stack is not full and the TBF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TBF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
Timer/event counter interrupt	1	04H
Time base interrupt	2	08H

Oscillator Configuration

There is one external RC oscillator.

One method to generating the system clock is using an external RC network. The HALT mode turned off the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, it requires that an external resistor is connected between OSC1 and OSC2. The RC oscillator provides the most cost effective solution. However, the oscillation frequency may vary with VDD, temperature and process variations on the chip itself. It is therefore not suitable for applications involving timing sensitive operations or where accurate oscillator frequencies are required.



System Oscillator

Watchdog Timer - WDT

The WDT clock source (f_S) is f_{SYS} . The timer is designed to prevent software malfunctions or sequences from jumping to unknown locations with unpredictable results. The Watchdog timer can be disabled by mask option. If the Watchdog timer is disabled, all the executions related to the WDT result in no operation.

The "HALT" instruction is executed, WDT still counts if $f_{\mbox{OSC}}$ is on and can wake-up from HALT mode due to the WDT time-out.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" wherein only the program counter and stack pointer are reset to zero. To clear the contents of the WDT, three methods are adopted. The first is an external hardware reset (a low level on the RES pin), the second is via software instructions, and the third is via a "HALT" instruction. The software instruction is CLR WDT. Any execution of the CLR WDT instruction will clear the WDT. The WDT may reset the chip due to time-out.

The WDT time-out period ranges from $f_S/2^{15} {\sim} f_S/2^{16}.$ The "CLR WDT" instruction only clears the last two-stage of the WDT.



Multi-function Timer

The HT47C06L provides a multi-function timer for the WDT and time base but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from f_{SYS} . The multi-function timer also provides a selectable frequency signal (ranges from $f_S/2^3$ to $f_S/2^6$) for LCD driver circuits, and a selectable frequency signal (ranges from $f_S/2^2$ to $f_S/2^5$) for the buzzer output by options. It is recommended to select a near 4kHz signal to LCD driver circuits for proper display.

Time Base – TB

The time base is used to supply a regular internal interrupt. Its time-out period ranges from $f_{\rm S}/2^8$ to $f_{\rm S}/2^{15}$ by software programming. Writing data to RT2, RT1 and RT0 (bits 2, 1, 0 of TBC;09H) yields various time-out periods. If a time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 08H occurs. When the HALT instruction is executed, the time base still works and can wake-up from HALT mode if $f_{\rm OSC}$ is on. If the TBF is set to "1" before entering the HALT mode, the wake-up function will be disabled.

RT2	RT1	RT0	Time Base Divided Factor
0	0	0	2 ⁸
0	0	1	2 ⁹
0	1	0	2 ¹⁰
0	1	1	2 ¹¹
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The f_{OSC} and f_{SYS} will still work or stop depending on the LCD option, but T1 will be turned off.
- The contents of the on-chip RAM and registers remain unchanged.

- The WDT will be cleared and resume counting.
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.
- The LCD driver can be turned off or on depending on the LCD option.
- The time base will stop or keep running depending on the LCD option.

Port A wake-up and external interrupt wake-up methods can be considered as a continuation of normal execution. Awakening from an I/O port stimulus, the program will resume execution at the next instruction. If awakening from an external interrupt, two possibilities may occur. If the external interrupt is disabled or the external interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the external interrupt is enabled and the stack is not full, a regular interrupt response takes place.

If an external interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled.

If the wake-up results from an external interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by more than one cycle. However, if the wake-up results in the next instruction execution following the "HALT", the execution will be performed immediately.


To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT mode.

Reset


There are three ways in which a reset may occur.


- RES reset during normal operation
- RES reset during HALT mode
- WDT time-out reset during normal operation


The WDT time-out reset during HALT mode is different from other chip reset conditions, since it can perform a warm reset that just resets the program counter and stack pointer leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".











Reset Configuration

Reset Circuit

Reset Timing Chart

	то	PDF	RESET Conditions
	0	0	System power-up
ſ	u	u	RES or LVR reset during normal operation
	0	1	RES reset or LVR reset wake-up from HALT mode
	1	u	WDT time-out during normal operation
	1	1	WDT wake-up from HALT mode
-			

Note: "u" stands for unchanged

The following table indicates the way in which the various functional units are affected after a reset occurs.

ltem	Condition After Reset
Program Counter	Reset to 000H
Interrupts	All interrupts will be disabled
Prescaler, Divider	All timer counter prescaler, divider will be cleared
WDT, Time Base	Clear after master reset, WDT be- gins counting
Timer/event Counter	All timer counters will be turned off
Input/output Ports	All I/O ports will be setup as inputs
Stack Pointer	Stack pointer will point to the top of the stack

The states of the registers are summarized in the following table:

Register	Reset (Power On)	WDT time-out (Normal Operation)	RES reset (Normal Operation)	RES reset (HALT)	WDT time-out (HALT)
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
Program Counter	000H	000H	000H	000H	000H*
TBLP	XXXX XXXX	นนนน นนนน	นนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBC	111	111	111	111	uuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
TMRAH	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMRAL	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMRC	-000 1	-000 1	-000 1	-000 1	-uuu u
TMRBH	xxxx xxxx	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRBL	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADCR	x 0000	x 0000	x 0000	x 0000	u uuuu

Note: "*" refers to warm reset

"u" means unchanged

"x" means unknown



Timer/Event Counter

One 16-bit timer/event counter or RC type A/D converter is implemented in the HT47C06L. The ADC/ \overline{TM} bit (bit 1 of ADCR register) determines whether timer A and timer B are composed of one 16-bit timer/event counter or composed of an RC type A/D converter.

The TMRAL, TMRAH, TMRBL, TMRBH composed of one 16-bit timer/event counter, when ADC/ \overline{TM} bit is "0". The TMRBL and TMRBH are timer/event counter preload registers for lower-order byte and higher-order byte respectively.

The timer/event counter clock source comes from system clock (f_{SYS}) or external source (A/D clock from pad:RCIN). The external clock input allows the user to count external events, count external RC type A/D clock, measure time intervals or pulse widths, or generate an accurate time base.


There are six registers related to the timer/event counter operating mode. TMRAH ([20H]), TMRAL ([21H]), TMRC ([22H]), TMRBH ([23H]), TMRBL ([24H]) and ADCR ([25H]). Writing to TMRBL only writes the data into a low byte buffer, and writing to TMRBH will write the data and the contents of the low byte buffer into the time/event counter preload register (16-bit) simultaneously. The timer/event counter preload register is changed by writing to TMRBH operations and writing to TMRBL will keep the timer/event counter preload register unchanged.

Reading TMRAH will also latch the TMRAL into the low byte buffer to avoid false timing problem. Reading TMRAL returns the contents of the low byte buffer. In other words, the low byte of the timer/event counter can not be read directly. It must read the TMRAH first to make the low byte contents of timer/event counter be latched into the buffer. The TMRC is the timer/event counter control register, which defines the timer/event counter options. The timer/event counter control register defines the operating mode, counting enable or disable and active edge. Writing to timer B location puts the starting value in the timer/event counter preload register, while reading timer A yields the contents of the timer/event counter. Timer B is the timer/event counter preload register.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source (A/D clock) comes from an external (RCIN) pin. The timer mode functions as a normal timer with the clock source coming from the internal clock (f_{SYS}). Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (A/D clock from pad:RCIN). The counting is based on the system clock (f_{SYS}).

In the event count, A/D clock or internal timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter (TMRAH and TMRAL) to FFFFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register (TMRBH and TMRBL) and at the same time generates the corresponding interrupt request flag (TF; bit 4 of INTC).

In the pulse width measurement mode with the TON and TE bits equal to one, once the RCIN has received a transient from low to high (or high to low if the TE bit is 0) it will start counting until the A/D Clock returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON,



Timer/Event Counter

the cycle measurement will function again as long as it receives further transient pulse. Note that in this operation mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflow, the counter is reloaded from the timer/event counter preload register and issues interrupt request just like the other two modes.

To enable the counting operation, the timer on bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will automatically be cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions.

In the case of timer/event counter Off condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter turns On, data written to the timer/event counter preload register is kept only in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs.

When the timer/event counter (reading TMRAH) is read, the clock will be blocked to avoid errors. As this may results in a counting error, this must be taken into consideration.

It is strongly recommended to load first the desired value into TMRBL, TMRBH, TMRAL, and TMRAH registers then turn on the related timer/event counter for proper operation. Because the initial value of TMRBL, TMRBH, TMRAL and TMRAH are unknown.

Bit No.	Label	Function
0~2	—	Unused bit, read as "0"
3	TE	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (TM1,TM0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (TM1,TM0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	TON	To enable/disable timer counting (0=disabled; 1=enabled)
5 6	TM0 TM1	To define the operating mode (TM1, TM0) 10=Timer mode (Internal clock: f _{SYS}) 01=Event counter mode (External clock: A/D clock from pad RCIN) 11=Pulse width measurement mode (RCIN, f _{SYS}) 00=Unused
7	_	Unused bit, read as "0"

TMRC (22H) Register

Example for Timer/event counter m clr tmrc clr adcr.1 clr intc.4 mov a, low (65536-1000) mov tmrbl. a	node (disable interrupt): ; set timer mode ; clear timer/event counter interrupt request flag ; give timer initial value ; count 1000 time and then overflow
mov a, high (65536-1000) mov tmrbh, a	
mov a, 01010000b mov tmrc, a	; timer clock source= $f_{\rm SYS}$ and timer on
p10: clr wdt	



RC Type A/D Converter

An RC type A/D converter is implemented in the HT47C06L. The A/D converter contains two 16-bit programmable count-up counters and the timer A clock source comes from the system clock (f_{SYS} =32kHz). The timer B clock source comes from the external RC oscillator. The TMRAL, TMRAH, TMRBL, TMRBH are composed of the A/D converter when ADC/TM bit (bit 1 of ADCR register) is "1".

The A/D converter timer B clock source may come from RREF~RCIN oscillation, RSEN~RCIN oscillation or RCIN external clock input. The timer A clock source is the system clock by setting (TM1, TM0=1, 0).

There are six registers related to the A/D converter, i.e., TMRAH, TMRAL, TMRC, TMRBH, TMRBL and ADCR. The internal timer clock is input to TMRAH and TMRAL, the A/D clock is input to TMRBH and TMRBL. The OVB/OVA bit (bit 0 of ADCR register) determines whether timer A or timer B overflows, then the TF bit is set and timer interrupt occurs. When the A/D converter mode timer A or timer B overflows, the TON bit is reset and stop counting. Writing TMRAH/TMRBH makes the starting value be placed in the timer A or timer B and reading TMRAH/TMRBH retrieves the contents of the timer A or timer B. Writing TMRAL/TMRBL only writes the data into a low byte buffer, and writing TMRAH/TMRBH will write the data and the contents of the low byte buffer into the timer A or timer B (16-bit) simultaneously. The timer A or timer B is changed by writing TMRAH/TMRBH operations and writing TMRAL/ TMRBL will keep the timer A or timer B unchanged.


Reading TMRAH/TMRBH will also latch the TMRAL/TMRBL into the low byte buffer to avoid false timing problem. Reading TMRAL/TMRBL returns the contents of the low byte buffer. In other words, the low byte of timer A or timer B cannot be read directly. It must read the TMRAH/TMRBH first to make the low byte contents of timer A or timer B be latched into the buffer.

The bit2 of ADCR decides which resistor and capacitor compose an oscillation circuit and input to TMRBH and TMRBL.

The TM0 and TM1 bits of TMRC define the timer A clock source. It is recommended that the timer A clock source use the system clock.

When the TON bit (bit 4 of the TMRC) is set to "1" the timer A and timer B will start counting until timer A or timer B overflows, the timer/event counter generates the interrupt request flag (TF; bit 4 of INTC) and the timer A and timer B stop counting and reset the TON bit to "0" at the same time.

If the TON bit is "1", the TMRAH, TMRAL, TMRBH and TMRBL cannot be read or written to. Only when the timer/event counter is off and when the instruction "MOV" is used can those four registers be read or written to.



RC Type A/D Converter



Bit No.	Label	Function
0	OVB/OVA	In the RC type A/D converter mode, this bit is used to define the timer/event counter inter- rupt which comes from timer A or timer B overflow. (0= timer A overflow; 1= timer B overflow) In the timer/event counter mode, this bit is void.
1	ADC/TM	Determines whether the 16-bit timer/event counter or RC type A/D converter is enabled. (0= timer/event counter is enabled; 1= A/D converter is enabled)
2	MODE	Defines the A/D converter operating mode 0= RREF~CREF oscillation (reference resistor and reference capacitor) 1= RSEN~CREF oscillation (resistor sensor and reference capacitor)
3	BON	Low voltage detector disabled/enabled (0=disabled; 1=enabled)
4	BLF	Low voltage flag (0=battery power is good; 1=low battery)
5~7	_	Unused bit, read as "0"

ADCR (25H) Register

Example for RC type AD converter mode (Timer A overflow):

clr tmrc clr adcr.1 clr intc.4 mov a, low (65536-1000) mov tmrbl, a mov a, high (65536-1000) mov tmrbh, a	; set timer mode ; clear timers/event counter interrupt request flag ; give timer A initial value ; count 1000 time and then overflow
mov a, 00000010b mov adcr, a	; RREF~CREF; set RC type ADC mode; set Timer A overflow
mov a, 00h mov tmrbl, a mov a, 00h mov tmrbh, a	; give timer B initial value
mov a, 01010000b mov tmrc, a	; timer A clock source= f_{SYS} and timer on
p10: clr wdt snz intc.4 jmp p10	; polling timer/event counter interrupt request flag
clr intc.4	; clear timer/event counter interrupt request flag ; program continue



Example for RC type AD converter mode (Timer B overflow):

clr tmrc clr adcr.1 clr intc.4 mov a, 00h mov tmrbl, a mov a, 00h mov tmrbh, a	; set timer mode ; clear timer/event counter interrupt request flag ; give timer A initial value
mov a, 00000011b mov adcr,a	; RREF~CREF; set RC type ADC mode; set Timer B overflow
mov a, low (65536-1000) mov tmrbl, a mov a, high (65536-1000) mov tmrbh, a	; give timer B initial value ; count 1000 time and then overflow
mov a, 00110000b mov tmrc, a	; timer A clock source= f_{SYS} and timer on
p10: clr wdt snz intc.4 jmp p10	; polling timer/event counter interrupt request flag
clr intc.4	; clear timer/event counter interrupt request flag ; program continue

Input/Output Ports

There is an 8-bit bidirectional input/output port in the microcontroller, labeled PA which is mapped to the data memory [12H]. All of these I/O lines can be used as input and output operations. For the input operation, these lines are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]" (m=12H). For output operation, all the data is latched and remain unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register has to be set as "1". The pull-high resistor will be exhibited automatically. The input sources also depend on the control register. If the control register bit is "1", the input will read the pad state ("MOV" and read-modify-write instructions). If the control register bit is "0", the contents of the latches will move to internal data bus ("MOV" and read-modify-write instructions). The input paths (pad state or latches) of read-modify-write instructions are dependent on the control register bits. For output function, CMOS is the only configuration. This control register is mapped to locations 13H.

After a chip reset, these input/output lines remain at high levels (pull-high). Each bit of these input/output latches can be set or cleared by "SET [m].i" (m=12H) instructions. Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CPLA [m]", read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator.


Each bit of the port A has the capability of waking-up the device.

The PA0 and PA1 are pin-shared with BZ and $\overline{\text{BZ}}$, respectively. If the BZ mode is selected, the output signal in output mode of PA0 (or PA1) will be BZ (or $\overline{\text{BZ}}$) signal. The input mode always retain its original functions. The 4kHz buzzer output signals (in output mode) are controlled by the PA0 and PA1 data registers. The truth table of PA0/BZ and PA1/ $\overline{\text{BZ}}$ are listed below.

PA1 Data Register	PA0 Data Register	PA1, PA0 Pad Function
0 (CLR PA.1)	0 (CLR PA.0)	PA0=BZ, PA1=BZ
1 (SET PA.1)	0 (CLR PA.0)	PA0=BZ, PA1=0
Х	1 (SET PA.0)	PA0=0, PA1=0

Mask Option






Note: BZ and EL mode functions are not shown in this diagram

The PA2 is pin-shared with EL carrier signals. If the EL carrier output is selected, the output signal in output mode of PA2 will be the EL carrier signal. The input mode always remains its original functions. The EL carrier output signal (in output mode) is controlled by the PA2 data register. The truth table of PA2/EL is listed below.


PA2 Data Register	PA2 Pad Function
0 (CLR PA.2)	PA2=0
1 (SET PA.2)	PA2=EL carrier output

HT47C06L



LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 4DH of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "01H", any data written into 40H~4DH will effect the LCD display. When the BP is cleared to "00H", any data written into 40H~ 4DH means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.






LCD Driver Output


The output number of the LCD driver device can be 14×2 or 13×3 by option (i.e., 1/2 duty or 1/3 duty). The bias type LCD driver can only be "C" type. A capacitor mounted between C1 and C2 pins is needed. A capacitor mounted between VCC pin and ground is required.

Low Voltage Detect – LVD

The HT47C06L provides a low voltage detector for battery system application. If the LVD is on and the battery voltage is lower than the specified value, the low voltage flag (BLF; bit 4 of ADCR register) is set. The specified



Set BON=0 after checking the voltage to prevent from DC current consumption of LVD.



During Reset or in HALT Mode				
COM0, COM1	VCC* VSS			
All segment outputs	VCC* VSS			
Normal Operation Mode	1 Frame			
COM0	V			
COM1				
All segments OFF				
COM0 segments ON	UCC			
COM1 segments ON	VCC			
All segments ON				
LCD Driver Output (1/2 Duty, 1/2 Bias)				

Note: "VCC" is $2V_{DD}$ at normal operation mode. "VCC*" is V_{DD} with LCD off or reset.



During Reset or in HALT Mode		
COM0, COM1, COM2		VCC* VSS
All segment outputs		VCC* VSS
Normal Operation Mode	1 Frame	
COM0		VCC VDD VSS
COM1		VCC VDD VSS
COM2		VCC VDD VSS
All segments OFF	- -	VCC VDD VSS
COM0 segments ON		VCC VDD VSS
COM1 segments ON		VCC VDD VSS
COM2 segments ON		VCC VDD VSS
COM0, 1 segments ON		VCC VDD VSS
COM0, 2 segments ON		VCC VDD VSS
COM1, 2 segments ON		VCC VDD VSS
All segments ON		VCC VDD VSS

LCD Driver Output (1/3 Duty, 1/2 Bias)

Note: "VCC" is $2V_{DD}$ at normal operation mode. "VCC*" is V_{DD} with LCD off or reset.




Mask Option

The following shows many kinds of mask options in the HT47C06L. All these options should be defined in order to ensure proper system functioning.

No.	Function
1	WDT enable or disable selection. (0=enable; 1=disable)
2	Buzzer output frequency selection. There are four types of frequency signals for the buzzer output frequency: $f_{SYS}/2^2$ to $f_{SYS}/2^5$
3	To define the PA0 and PA1 output function. 0=Normal output 1=Buzzer output. PA0 is BZ output, PA1 is BZ output.
4	To define the PA2 output function. PA2 is normal output or EL carrier output.
5	Oscillator/LCD are on or off when CPU HALT 0=Oscillator/LCD is off at HALT 1=Oscillator/LCD is on at HALT
6	PA0~PA7 pull-high option in input mode (0: enable; 1: disable)
7	LCD common selection. There are two types of selection: 2 common (1/2 duty) or 3 common (1/3 duty). If the 3 common is selected, the segment output pin "SEG13" will be set as a common output.
8	LCD driver clock selection. There are four types of frequency signals for the LCD driver circuits: $f_{SYS}/2^3$ to $f_{SYS}/2^6$.

Application Circuits





Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	·		
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUB A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & [
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	ind carry to	o the accu	mulator						
Description	The conte	The contents of the specified data memory, accumulator and the carry flag are added s multaneously, leaving the result in the accumulator.									
Operation	$ACC \leftarrow A$	CC+[m]+0	C								
Affected flag(s)											
	то	PDF	OV	Z	AC	C					
					V						
ADCM A,[m]	Add the a	ocumulato	or and carr	y to data r	memory						
Description		The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the specified data memory.									
Operation	$[m] \leftarrow AC$	C+[m]+C									
Affected flag(s)			<u> </u>	_							
	ТО	PDF	OV	Z	AC	C					
		_	\checkmark			\checkmark					
ADD A,[m]	Add data	memory to	o the accu	mulator							
Description		ents of the the accum	•	data mem	lory and the	e accum					
Operation	$ACC \leftarrow A$	CC+[m]									
Affected flag(s)											
	ТО	PDF	OV	Z	AC	C					
		_	V		\checkmark	\checkmark					
ADD A,x	Add imm	ediate data	a to the ac	cumulator							
Description	The conte accumula		accumulat	or and the	specified o	data are					
Operation	$ACC \leftarrow A$	CC+x									
Affected flag(s)											
	ТО	PDF	OV	Z	AC	C					
		_									
ADDM A,[m]	Add the a	ocumulato	or to the da	ita memor	ry						
Description		ents of the the data m		data mem	lory and the	e accum					
Operation	$[m] \leftarrow AC$	C+[m]									
Affected flag(s)											
	ТО	PDF	OV	Z	AC	С					



AND A,[m]	Logical Al	ND accum	ulator with	data mem	nory				
Description	Data in the accumulator and the specified data memory perfor eration. The result is stored in the accumulator.								
Operation	$ACC \leftarrow A$	CC "AND'	' [m]						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
					—				
AND A,x	Logical Al	ND immed	iate data to	the accu	mulator				
Description			ator and th in the accu	•	d data per	form a bi			
Operation	$ACC \leftarrow A$	CC "AND'	x						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
	—	—	_						
ANDM A,[m]	Logical Al	ND data m	emory with	the accu	mulator				
Description		•	data mem stored in	-		ator perfo			
Operation	[m] ← AC	C "AND" [m]						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
		—	_	\checkmark	_				
CALL addr	Subroutin	e call							
Description	Subroutine call The instruction unconditionally calls a subroutine located at the indica program counter increments once to obtain the address of the next instru- this onto the stack. The indicated address is then loaded. Program exe with the instruction at this address.								
		he stack.	The indica	ice to obta ted addre	in the add	ress of th			
Operation		he stack. struction a Program C	The indica at this addr ounter+1	ice to obta ted addre	in the add	ress of th			
Operation Affected flag(s)	with the in Stack ← F Program (he stack. struction a Program C Counter ←	The indica at this addr ounter+1 addr	ice to obta ted addre: ess.	in the addi	ress of the			
	with the in Stack \leftarrow F	he stack. struction a Program C	The indica at this addr ounter+1	ice to obta ted addre	in the add	ress of th			
	with the in Stack ← F Program (he stack. struction a Program C Counter ←	The indica at this addr ounter+1 addr	ice to obta ted addre: ess.	in the addi	ress of the			
	with the in Stack ← F Program (he stack. struction a Program C Counter ← PDF 	The indica at this addr ounter+1 addr	ice to obta ted addre: ess.	in the addi	ress of the			
Affected flag(s)	with the in Stack ← F Program (TO 	he stack. struction a Program C Counter ← PDF PDF	The indica at this addr ounter+1 addr	ce to obta ted addres ess. Z	in the addi ss is then AC	ress of the loaded. I C			
Affected flag(s)	with the in Stack ← F Program (TO 	he stack. struction a Program C Counter ← PDF PDF a memory nts of the	The indica at this addr ounter+1 addr OV	ce to obta ted addres ess. Z	in the addi ss is then AC	ress of the loaded. I C			
Affected flag(s) CLR [m] Description	with the in Stack ← F Program (TO Clear data The conte	he stack. struction a Program C Counter ← PDF PDF a memory nts of the	The indica at this addr ounter+1 addr OV	ce to obta ted addres ess. Z	in the addi ss is then AC	ress of the loaded. I C			
Affected flag(s) CLR [m] Description Operation	with the in Stack ← F Program (TO Clear data The conte	he stack. struction a Program C Counter ← PDF PDF a memory nts of the	The indica at this addr ounter+1 addr OV	ce to obta ted addres ess. Z	in the addi ss is then AC	ress of the loaded. I C			
Affected flag(s) CLR [m] Description Operation	with the in Stack \leftarrow F Program (TO Clear data The conte [m] \leftarrow 00F	he stack. struction a Program C Counter ← PDF PDF n memory nts of the	The indica at this addr ounter+1 addr OV specified d	ze to obta ted addres ess. Z 	in the addi ss is then AC — ory are clea	ress of the loaded. I C 			



CLR [m].i	Clear bit	of data me	mory						
Description	The bit i c	of the spec	ified data i	memory is	cleared to	o 0.			
Operation	[m].i ← 0								
Affected flag(s)			014	_					
	то	PDF	OV	Z	AC	С			
		_	—	—	_				
CLR WDT	Clear Wa	tchdog Tin	ner						
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	lown bit (P			
Operation	WDT \leftarrow 0 PDF and								
Affected flag(s)	то		01/	7	10	0			
	то	PDF	OV	Z	AC	С			
	0	0	_		_				
CLR WDT1	Preclear	Watchdog	Timer						
Description Operation	of this ins	with CLR \ truction wit instruction	hout the of	ther precle	ar instruct	ion just set			
Operation	PDF and								
Affected flag(s)	ТО	PDF	OV	Z	AC	С			
	0*	0*							
CLR WDT2	Preclear	Watchdog	Timer						
Description	of this ins	with CLR \ struction wi	ithout the o	other prec	lear instru	ction, sets			
Operation	WDT \leftarrow 0 PDF and								
Affected flag(s)	то	PDF	OV	Z	AC	С			
	0*	0*	_	_	_	_			
CPL [m]	Complem	ient data m	nemory						
Description		of the spec viously co		•		•			
Operation	$[m] \leftarrow [\overline{m}]$]							
Affected flag(s)		85-	0	-					
	то	PDF	OV	Z	AC	С			
		_	—	\checkmark	—				



CPLA [m]	Complem	ent data m	emory and	d place re	sult in the	accumulat	tor		
Description	Each bit of the specified data memory is logically complemented (1's complement). Bit which previously contained a 1 are changed to 0 and vice-versa. The complemented resu is stored in the accumulator and the contents of the data memory remain unchanged.								
Operation	ACC ← [n	n]							
Affected flag(s)							1		
	ТО	PDF	OV	Z	AC	С			
		—	—	\checkmark					
DAA [m]	Decimal-A	Adjust accu	umulator fo	or addition					
Description	lator is div carry (AC justment is carry (AC	rided into t 1) will be d s done by or C) is set	wo nibbles one if the lo adding 6 to t; otherwise	s. Each ni ow nibble o the origin e the origin	bble is adj of the accu nal value if	usted to th imulator is the origination emains un	Decimal) code. The ac ne BCD code and an ir greater than 9. The BC al value is greater than changed. The result is red.	nternal CD ad- i 9 or a	
Operation	then [m].3 else [m].3 and If ACC.7~ then [m].7	~[m].0 ← (ACC.4+A((ACC.3~A (ACC.3~A) C1 >9 or C ACC.7~A(CC.0), AC =1 CC.4+6+A	:1=0 .C1,C=1				
Affected flag(s)]		
	ТО	PDF	OV	Z	AC	C			
		—	—	_		\checkmark			
DEC [m]	Decremer	nt data me	mory						
Description	Data in the	e specified	data mer	nory is de	cremented	l by 1.			
Operation	[m] ← [m]	-1							
Affected flag(s)							1		
	ТО	PDF	OV	Z	AC	С			
		—	—	\checkmark	_	_			
DECA [m]	Decremer	nt data me	mory and	place resu	ult in the ad	ccumulato	r		
Description		•		•	remented l main unch	•	ng the result in the accu	umula-	
Operation	$ACC \gets [n$	n]—1							
Affected flag(s)							1		
	ТО	PDF	OV	Z	AC	С			
		—	—	\checkmark	—	—			



HALT	Enter pow	ver down n	node							
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.									
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0									
Affected flag(s)	[1			
	ТО	PDF	OV	Z	AC	С				
	0	1		—	_	_				
INC [m]	Increment	t data men	nory							
Description	Data in th	e specified	d data mer	mory is inc	remented	by 1				
Operation	[m] ← [m]	+1								
Affected flag(s)						-]			
	ТО	PDF	OV	Z	AC	С				
					—					
INCA [m]	Increment	t data men	nory and p	lace resul	t in the ac	cumulator				
Description		e specified ontents of					ng the result in the accumula-			
Operation	$ACC \leftarrow [r$	n]+1								
Affected flag(s)							1			
	ТО	PDF	OV	Z	AC	С				
		—	—	\checkmark						
JMP addr	Directly ju	Imp								
Description		am counte passed to			ne directly	-specified	address unconditionally, and			
Operation	Program	Counter ←	addr							
Affected flag(s)							1			
	ТО	PDF	OV	Z	AC	С				
		_	_	—	—	_				
MOV A,[m]	Move data	a memory	to the acc	umulator						
Description					ory are co	pied to the	accumulator.			
Operation	ACC ← [r	nl								
Affected flag(s)		<u> </u>								
3(-)	то	PDF	01/							
	10	FDF	OV	Z	AC	С				



MOV A,x	Move immediate	data to the a	ccumulator	r							
Description	The 8-bit data specified by the code is loaded into the accumulator.										
Operation	$ACC \leftarrow x$										
Affected flag(s)						1					
	TO PDI	OV	Z	AC	С						
				_							
MOV [m],A	Move the accum	ulator to data	memory								
Description	Move the accumulator to data memory The contents of the accumulator are copied to the specified data memory (one of the data memories).										
Operation	[m] ←ACC										
Affected flag(s)]					
	TO PDI	= OV	Z	AC	С						
		—	—	_	_						
NOP	No operation										
Description	No operation is	performed. Ex	ecution co	ntinues w	ith the nex	t instruction.					
Operation	Program Counte	r ← Program	Counter+1								
Affected flag(s)						1					
	TO PDI	= OV	Z	AC	С						
		_	—								
OR A,[m]	Logical OR accu	mulator with c	data memo	ory							
Description	•			•	emory (one	e of the data memories) per-					
	form a bitwise lo	gical_OR ope	ration. The	e result is	stored in t	he accumulator.					
Operation	$ACC \leftarrow ACC "O$	R″ [m]									
Affected flag(s)		- 01/	7]					
	TO PDI	= OV	Z	AC	С						
OR A,x	Logical OR imm	ediate data to	the accum	nulator							
Description	Data in the accu	mulator and t	he specifie	ed data pe	erform a b	itwise logical_OR operation.					
	The result is stor	red in the accu	umulator.								
Operation	ACC ← ACC ″O	R″ x									
Affected flag(s)			Z	10	6]					
	TO PDI	= OV		AC	С						
				_							
ORM A,[m]	Logical OR data	memory with	the accum	ulator							
Description	Data in the data bitwise logical_C	• •			,	the accumulator perform a memory.					
Operation	[m] ←ACC ″OR′	[m]									
Affected flag(s)			_]					
	TO PDI	= OV	Z	AC	С						
					—						



RET	Return fror	m subrout	ine							
Description	The program counter is restored from the stack. This is a 2-cycle instruction.									
Operation	Program Counter ← Stack									
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
	—	_	—	—	—	—				
RET A,x	Return and	d place im	mediate d	ata in the	accumulat	or				
Description	The progra fied 8-bit ir			d from the	stack and	the accu				
Operation	$\begin{array}{l} Program \ C\\ ACC \leftarrow x \end{array}$	$counter \leftarrow$	Stack							
Affected flag(s)	то	PDF	OV	Z	AC	С				
	10	PDF	00	2	AC	C				
			_	—	—					
RETI	Return fror	m interrup	t							
Description	The progra EMI bit. EN									
Operation	Program C EMI ← 1	Counter \leftarrow	Stack							
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		—	—	—	—					
RL [m]	Rotate dat	a memory	/ left							
Description	The conter			ata memoi	y are rotat	ed 1 bit le				
Operation	[m].(i+1) ← [m].0 ← [m	- [m].i; [m]								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		—	_	—	—					
RLA [m]	Rotate dat	a memory	left and p	lace resul	t in the ac	cumulato				
Description	Data in the rotated res			•						
Operation	ACC.(i+1) ACC.0 ← [n].i:bit i of	the data r	nemory (i=	=0~6)				
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
		_	—	—	—	—				



RLC [m]	Rotate da	ata memory	y left throu	igh carry			
Description							are rotated 1 bit left. Bit 7 re- bit 0 position.
Operation	[m].(i+1) [m].0 ← 0 C ← [m].].i:bit i of t	he data m	emory (i=(0~6)	
Affected flag(s)	то	PDF	OV	Z	AC	С]
		_	_			√	-
	Detete la	0. U]
RLCA [m]		ft through o					
Description	carry bit a	and the orig	ginal carry	flag is rota	ated into bi	it 0 positio	ed 1 bit left. Bit 7 replaces the n. The rotated result is stored ain unchanged.
Operation	ACC.0 ←		m].i:bit i o	f the data	memory (i	=0~6)	
Affected flag(s)	C ← [m]	.7					
Allected llag(s)	то	PDF	OV	Z	AC	С]
		_		_	_]
RR [m]	Rotate da	ata memory	v right				
Description		-	-	lata memo	rv are rota	ted 1 bit ric	ght with bit 0 rotated to bit 7.
Operation		n].(i+1); [m	-		-		,
	[m].7 ← [, -			5 (,	
Affected flag(s)							1
	то	PDF	OV	Z	AC	C	-
			—	_	_		
RRA [m]	Rotate riç	ght and pla	ce result i	n the accu	mulator		
Description						-	bit 0 rotated into bit 7, leaving memory remain unchanged.
Operation	ACC.(i) ∢ ACC.7 ←	– [m].(i+1); - [m].0	[m].i:bit i	of the data	a memory	(i=0~6)	
Affected flag(s)							1
	то	PDF	OV	Z	AC	C	-
			—	_		_	
RRC [m]	Rotate da	ata memory	y right thro	ough carry			
Description			•		•	•	ag are together rotated 1 bit ated into the bit 7 position.
Operation	[m].i ← [r [m].7 ← 0 C ← [m]. ⁰].i:bit i of t	he data m	emory (i=0	0~6)	
Affected flag(s)	то	חחר	01/	7	10	0]
	ТО	PDF	OV	Z	AC	C	-
					_		



RRCA [m]	Rotate rig	ght through	n carry and	l place res	ult in the a	accumulato	or				
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.										
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0										
Affected flag(s)											
	то	PDF	OV	Z	AC	C					
			_	_		√					
SBC A,[m]	Subtract	data mem	ory and ca	rry from th	e accumu	lator					
Description			•		•	e complem the accum	ent of the carry flag are sub- nulator.				
Operation	$ACC \leftarrow A$	ACC+[m]+0	C								
Affected flag(s)		005	<u> </u>	-							
	ТО	PDF	OV	Z	AC	C					
						V					
SBCM A,[m]	Subtract	data mem	ory and ca	rry from th	e accumu	lator					
Description	The conte	ents of the	specified	data memo	ory and the	e complem	ent of the carry flag are sub-				
	tracted fr	om the acc	cumulator,	leaving th	e result in	the data m	nemory.				
Operation	[m] ← AC	C+[m]+C									
Affected flag(s)	70]				
	то	PDF	OV	Z	AC	C					
	_					V					
SDZ [m]	Skip if de	crement d	ata memo	ry is 0							
Description	instructio instructio	n is skippe n executio	d. If the re n, is discar	sult is 0, th ded and a	e following dummy cy	g instructio	by 1. If the result is 0, the next on, fetched during the current aced to get the proper instruc- 1 cycle).				
Operation	Skip if ([r	n]–1)=0, [n	n] ← ([m]–	1)							
Affected flag(s)	то	PDF	OV	Z	AC	С					
						_					
			1	1	1	1	I				
SDZA [m]	Decreme	nt data me	emory and	place resu	It in ACC,	skip if 0					
Description	instructio unchange executior	n is skippe ed. If the re	d. The resi sult is 0, th ded and a	ult is stored le following dummy cy	d in the acc g instruction cle is repla	cumulator b n, fetched aced to get	by 1. If the result is 0, the next but the data memory remains during the current instruction t the proper instruction (2 cy-				
Operation	Skip if ([r	n]–1)=0, A	CC ← ([m]	-1)							
Affected flag(s)	[1				
	ТО	PDF	OV	Z	AC	С					
	_	—	—	-							



SET [m]	Set data ı	memory						
Description	Each bit of the specified data memory is set to 1.							
Operation	[m] ← FFH							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С	-	
		—	—	—	—	_		
SET [m]. i	Set bit of	data mem	ory					
Description	Bit i of the	e specified	data mem	ory is set	to 1.			
Operation	[m].i ← 1							
Affected flag(s)							-	
	то	PDF	OV	Z	AC	С		
				—				
SIZ [m]	Skip if inc	rement da	ta maman	vic 0				
						romonto d	by 1. If the recyclt is 0, the fel	
Description					•		by 1. If the result is 0, the fol- cecution, is discarded and a	
							les). Otherwise proceed with	
	the next i	nstruction	(1 cycle).					
Operation	Skip if ([m	n]+1)=0, [m	n] ← ([m]+	1)				
Affected flag(s)			01/	_]	
	ТО	PDF	OV	Z	AC	С		
			—	—		—		
SIZA [m]	Incremen	t data mer	nory and p	lace resul	t in ACC, s	skip if 0		
Description	The conte	ents of the	specified d	ata memo	ry are incr	emented b	by 1. If the result is 0, the next	
	instruction is skipped and the result is stored in the accumulator. The data memory re-							
	mains unchanged. If the result is 0, the following instruction, fetched during the current in- struction execution, is discarded and a dummy cycle is replaced to get the proper							
					•	•	iction (1 cycle).	
Operation		n]+1)=0, A						
Affected flag(s)		.,,	(1)	,			_	
	то	PDF	OV	Z	AC	С		
		(1)					, ,	
SNZ [m].i		i of the da						
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution,							
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-							
	wise proceed with the next instruction (1 cycle).							
Operation	Skip if [m].i≠0						
Affected flag(s)				-			1	
	ТО	PDF	OV	Z	AC	С		
			—	—	—	—]	



SUB A,[m]	Subtract of	data memo	ory from th	e accumu	lator					
Description	•	The specified data memory is subtracted from the contents of the accumulator, leaving result in the accumulator.								
Operation	$ACC \leftarrow A$	CC+[m]+1								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
			V	\checkmark	\checkmark	\checkmark				
SUBM A,[m]	Subtract of	data memo	ory from th	e accumu	lator					
Description		The specified data memory is subtracted from the contents of the accumulator, leaving t result in the data memory.								
Operation	$[m] \leftarrow AC$	C+[m]+1								
Affected flag(s)		005	01/	-						
	ТО	PDF	OV	Z	AC	C				
			\checkmark	\checkmark	\checkmark					
SUB A,x	Subtract i	mmediate	data from	the accur	nulator					
Description		The immediate data specified by the code is subtracted from the contents of the accurr tor, leaving the result in the accumulator.								
Operation	$ACC \leftarrow A$	CC+x+1								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
			\checkmark	\checkmark	\checkmark	\checkmark				
SWAP [m]	Swap nibl	bles within	the data r	nemory						
Description	Swap nibbles within the data memory The low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.									
Operation	[m].3~[m].0 ↔ [m].7~[m].4									
Affected flag(s)						1				
	ТО	PDF	OV	Z	AC	С				
					—	—				
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumu	ulator				
Description		Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data memory are interchanged, ving the result to the accumulator. The contents of the data memory remain unchange								
Operation		ACC.3~ACC.0 ← [m].7~[m].4 ACC.7~ACC.4 ← [m].3~[m].0								
Affected flag(s)										
	то	PDF	OV	Z	AC	C				



SZ [m]	Skip if data memory is 0								
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]=0								
Affected flag(s)	TO PDF OV Z AC C								
	10	PDF	00	2	AC	C			
						_			
SZA [m]	Move dat	a memory	to ACC, s	kip if 0					
Description	The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]=0							
Affected flag(s)	то	DDE	0)/	7	10	<u> </u>]		
	ТО	PDF	OV	Z	AC	С			
		_							
SZ [m].i	Skip if bit	i of the da	ta memory	/ is 0					
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m].i=0							
Affected flag(s)							1		
	ТО	PDF	OV	Z	AC	С			
		—		—	—	—			
TABRDC [m]	Move the	ROM code	e (current	page) to T	BLH and o	data memo	ory		
Description		•			,	•	able pointer (TBLP) is moved o TBLH directly.		
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)								
Affected flag(s)							1		
	то	PDF	OV	Z	AC	С			
TABRDL [m]	Move the	ROM code	e (last pag	e) to TBLI	H and data	memory			
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.								
Operation	[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)								
Affected flag(s)				_]		
	то	PDF	OV	Z	AC	С			
				—	—	—]		




XOR A,[m]	Logical XOR accumulator with data memory							
Description	Data in the accumulator and the indicated data memory perform a bitwise logical E sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow A$	CC "XOR	" [m]					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_	_	\checkmark	_	_		
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	umulator			
Description			d data me The result	2		•		
Operation	[m] ← ACC "XOR" [m]							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				\checkmark				
XOR A,x	Logical X	OR immed	liate data t	to the accu	umulator			
Description	Data in the accumulator and the specified data perform a bitwise logical Exclusive_O eration. The result is stored in the accumulator. The 0 flag is affected.							
Operation	$ACC \leftarrow ACC "XOR" x$							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
				\checkmark				



Package Information

44-pin QFP (10×10) Outline Dimensions



Symbol	Dimensions in mm							
	Min.	Nom.	Max.					
A	13		13.40					
В	9.90		10.10					
С	13		13.40					
D	9.90		10.10					
E	_	0.80	_					
F	_	0.30	_					
G	1.90		2.20					
Н			2.70					
I		0.10	_					
J	0.73		0.93					
К	0.10	—	0.20					
α	0°		7 °					



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.